Abstract-This work proposes solutions for bounding the worst-case memory space requirement for parallel tasks running on multicore platforms with scratchpad memories. It introduces a feasibility test that verifies whether memories are large enough to contain the maximum memory backlog that may be generated by the system. Both closed-form bounds and more accurate algorithmic techniques are proposed. It is shown how one can use max-plus algebra and solutions to the max-flow cut problem to efficiently solve the memory feasibility problem. Experimental results are presented to evaluate the efficiency of the proposed feasibility analysis techniques on synthetic workload and stateof-the-art benchmarks.
I. INTRODUCTION
Embedded computing platforms are evolving to increase the amount of parallel hardware available in the architecture and this trend is expected to increase in the future. To take advantage of such a feature and improve the system performance, it is essential to express the intrinsic parallel nature of the application code, which can then be exploited in the allocation phase to properly partition the various code segments on the various computing elements.
It is worth observing that the parallel structure of a software application can typically be modelled by a directed acyclic graph (DAG), where nodes represent sequential computations and edges describe precedence relations among them. Such precedence constraints derive from the fact that nodes communicate by exchanging data, which are typically stored in memory buffers. The place where these buffers are allocated (global or local memory) affects the communication performance and, in general, the timing behavior of the whole system. When these computing platforms are used in safety-critical systems that must react to events generated by the environment, achieving a predictable timing behavior is mandatory for guaranteeing certain levels of safety or performance. A way to increase predictability at a low architecture level is to use scratchpads as local memories, instead of caches [1] . In addition, a non preemptive execution of nodes helps containing the scratchpad-related delays due to data eviction from other concurrent nodes.
As it is illustrated in Figure 1 , in this context, two fundamental problems need to be solved to guarantee a predictable behavior of the application: (1) a schedulability analysis of real-time applications consisting of a set of DAG tasks with non preemptive nodes, taking into account scratchpad-related delays; (2) a memory analysis that verifies whether the size of scratchpads are enough to contain the maximum memory backlog. Solving the two problems stated above is essential to address the final goal of partitioning applications on a multicore platform, that is, finding a suitable allocation of nodes on the processors that enhances (or possibly optimizes) the system performance.
To the best of our knowledge, most of the works in the literature that addressed the schedulability analysis of multiple DAG tasks did not consider memory requirements, hence the problem of providing a memory feasibility test for these applications is still open.
Memory feasibility is a non-trivial problem in real-time embedded systems. The amount of memory required by each application dynamically varies during the system execution. The amount of memory space required by parallel tasks does not only depend on the nodes executing at each time instant, but also on the pending data transfers between nodes (belonging either to the same or different tasks) executing on the same processor. Tightly bounding the maximum memory space requirement (MSR) is of key importance as it ensures a safe and correct execution of the system, i.e., data transfers may never be corrupted or aborted due to a lack of memory. In addition, it allows for an optimization of the required memory sizes, and hence a global reduction of the platform cost. Furthermore, achieving a detailed analytical understanding of the MSR generated by parallel applications is of paramount importance to develop suitable partitioning algorithms. A suitable allocation for the task nodes and the memory buffers used by them depends on both schedulability analysis, to guarantee their timing properties, and memory feasibility, to verify memory space requirements. In the figure, LM denotes local memory.
Contribution. This work is focused on analyzing the MSR of parallel applications executed under partitioned scheduling, and does not directly consider their timing properties. As mentioned before, timing properties such as the worst-case response time of a task, is a consequence of partitioning and a MSR feasability analysis is a basic block that is first required to develop suitable partitioning tools. To this end, a real-time parallel task model is first presented in Section II to cope with data exchanges between execution nodes and memory copy-in/copy-out phases to move data from global memory to scratchpads and vice versa.
Then, a memory feasibility analysis is proposed in Section IV, which consists in verifying whether the available memories in a platform are large enough to contain all the outstanding communication buffers at any time (i.e., studying the maximum memory backlog). While Section IV is focused on closed-form bounds on the MSR, Section V shows that an accurate characterization of the MSR can be achieved by means of algorithmic techniques. Specifically, we show that max-plus algebras can be applied to nested fork-join graphs (a practical restriction of DAGs), and that the worst-case MSR analysis for general DAGs can be mapped to a max-flow cut problem and a special case of the maximum weight independent set problem, which can be solved in polynomial time in the case considered in this paper. Finally, Section VI reports on an experimental study that has been conducted to assess the performance of the proposed analysis techniques applied to both synthetic workload and a state-of-the-art benchmarks.
II. SYSTEM MODEL
This section introduces the platform and task model considered in this paper. The platform model has been inspired by the main properties of multicore execution platforms commonly used in the automotive industry, namely the AURIX TC2xx and AURIX TC3xx [2] family of processors. The execution model considers the characteristics of real applications developed for automotive applications, including precedence constraints, data dependencies, and data transfers between tasks and memories.
1) Platform model:
The computing platform is assumed to be composed of M identical cores p 1 , . . . , p M . Each core p k has direct access to a local instruction scratchpad memory S I k and a local data scratchpad memory S D k . A global memory G is shared among all the cores. The data (resp., instruction) scratchpad of the k-th core has a size sz D k (resp., sz I k ), while the global memory has a size sz G . Memory sizes are expressed in blocks, which is a logical unit corresponding to the memory granularity in the presence of fragmented memory allocation. The actual definition of a block depends on the target system; it can be a memory page [3] or just a custom chunk composed of a given number of bytes.
2) Execution model:
The system is composed of a set Γ of n real-time applications modelled as sporadic tasks, each described as a directed acyclic graph (DAG). Hence, a task τ i = (V i , E i ) is characterized by a set V i of nodes (or vertices) and a set of directed edges E i . Each task releases a potentially infinite sequence of instances (i.e., jobs). Each of these jobs must execute all nodes in V i respecting the precedence constraints defined by E i . A task is said to be pending when it has at least one released but uncompleted node. Each job is subject to an inter-job precedence constraint: namely, only one instance of each task can be pending at the same time. Each edge also models the data dependencies between nodes: to this purpose, edges are weighted with (i) the amount of data produced by the source node to be consumed by the destination node and (ii) the type of communication channel being used, namely local or global memory. Formally, an edge e to store updated data and read data produced by previous jobs. Communications between successive jobs performed through global memory are modelled by an edge from or to a dummy node with zero execution time. This edge is weighted with the amount of data to transfer and labelled with a communication type Δ i j,z = G. The time overhead introduced by memory fragmentation is assumed to be negligible or part of the tasks' WCET, whereas the corresponding space overhead is assumed to be factored within the memory requirements. Tasks are assumed to be independent, i.e., they do not access shared resources. Furthermore, instruction scratchpads are assumed to be large enough to contain the code of the nodes allocated to the corresponding cores, or each core disposes of a dedicated flash memory (as it is the case for the modern AURIX TC3xx platforms produced by Infineon [2] ).
To denote direct precedence relations, for each node the sets of immediate predecessors ipred(v i,s ) and immediate
Analogously, the sets of predecessors pred(v i,s ) and successors succ(v i,s ) denote precedence relations that are either direct (i.e., by means of an edge) or transitive (i.e., by means of a set of edges involving intermediate nodes).
A node v s,j without incoming edges is referred to as a source node, whereas a node without outgoing edges is referred to as a sink node. For the sake of simplicity, this paper assumes a single sink and source node. Note that, when this assumption does not hold, any DAG with multiple source/sink nodes can always be transformed into a DAG with a single source/sink node by adding an extra dummy source/sink node with computation time equal to zero and data transfers of zero size with their successors/predecessors. To help the reader in following the adopted notation, Table I summarizes the symbols introduced in the system model.
III. RELATED WORK
To the best of our knowledge, no approaches are available to study the worst-case MSR of a parallel application executed upon a multicore platform with scratchpad memories. Previous work strictly related to the problem addressed in this paper focused on deriving MSR analysis and memory allocation algorithms for a set of classical periodic tasks executed upon an uniprocessor. Most relevant to us are the works of Marchand et al. [5] , Crespo et al. [6] , and Puaut [7] . Mechanisms for predictable data allocation in scratchpads have been studied by Puaut and Pais [4] and Whitham and Audsley [3] . Suhendra et al. [8] proposed an iterative scratchpad allocation algorithm aimed at reducing worst-case response times for periodic tasks under preemptive scheduling. The authors presented different methodologies for providing a scratchpad allocation that reserves partitions to tasks that may preempt each other, while ensuring memory space constraints.
Furthermore, note that this work also lies in the intersection of research contributions on parallel real-time tasks and dataflow models, and memory-aware execution models. Due to the large number of available results and space constraints, a detailed literature review cannot be reported here. Therefore, this section is focused on reviewing the papers that are much closer to the present work or representative for the corresponding research domain.
A. Parallel tasks and data-flow models
During the last decade, several authors addressed the problem of analyzing parallel tasks running upon multiprocessor platforms under real-time constraints. Both the fork-join task model [9] , [10] and the DAG task model [11] - [13] have been studied to deal with parallel applications scheduled under global scheduling, whereas Fonseca et al. [14] and Casini et al. [15] studied the same models under partitioned fixedpriority preemptive and non-preemptive scheduling, respectively. Such models are different from the one presented in the previous section as they do not consider data dependencies between execution nodes and the corresponding MSR.
The explicit flow of data among nodes has been considered in different variations of the dataflow task model that have been proposed over the years. For instance, the Synchronous DataFlow Graph model [16] , [17] represents a graph with producer-consumer relations among nodes (also called actors) connected through edges. Each edge represents a FIFO queue, used to direct tokens (i.e., data) among nodes, and it is characterized by three quantities, all of them representing a number of tokens. Specifically, the number of tokens inserted into the queue by a producer, the number removed by a consumer, and the number initially present in the queue.
A different dataflow model, adopted to describe the workload of industrial cellular networked systems scheduled on a heterogeneous platform, has been proposed by Dong et al [18] . In their work, the authors aim at providing response time bounds without incurring capacity loss for a parallel task model, where each task consists in chain of subtasks with an implicit deadline and it is designated to be executed on a specific type of processor.
Closer to our work, the work by Elliott et al. [19] considers a dataflow model in which each edge is characterized by the number of bytes that a predecessor (i.e., the producer) is producing for a successor (i.e., the consumer). However, they adopted clustered multiprocessor scheduling and a platform model consisting of a cache hierarchy. The authors proposed a timing-driven heuristic assignment designed to make an efficient use of the cache memory. The MSR of the tasks has not been analyzed.
B. Memory-aware execution models
Concerning memory-aware execution models, Pellizzoni et al. [20] proposed the PRedicatable Execution Model (PREM), in which the execution of each task consists of two phases: a memory phase and an execution phase. In the memory phase the data needed by the task is preloaded into a local memory, thus avoiding the need for accessing the shared memory during the execution phase. The PREM execution model was originally conceived for uniprocessor platforms, and later extended to multicores [21] . Other authors considered similar execution models with three phases (copy-in, execution, and copy-out): this is the case of the works of Alhammad et al. [22] , [23] and Maia et al. [24] .
Kim and Rajkumar [25] focused on implementing a memory reservation scheme to trade the MSR of tasks with timing latencies. Tabish et al. [26] , Soliman and Pellizzoni [27] , and Biondi and Di Natale [28] considered techniques to preload scratchpad memories similarly as considered in this paper. Finally, Irobi and Juurlink [29] proposed three different strategies for allocating data in scratchpad memories aimed at guaranteeing the schedulability of implicit-deadline periodic tasks on a single core, where computation times are dependent on the amount of memory allocated in the scratchpad.
IV. MEMORY FEASIBILITY
This section presents a memory feasibility analysis for the considered system model. To better illustrate the problem addressed here, a simple motivational example is shown in Section IV-A. Then, MSR bounds are proposed in Section IV-B.
A. Motivational example
Consider the sample parallel task illustrated in Figure 2 scheduled on two cores p 1 and p 2 (no other tasks are present). As the task progresses in its execution, memory buffers are allocated and de-allocated from memories by following the task model introduced in Section II-2. Once a buffer is allocated, the MSR for a given memory increases, and it decreases when a buffer is released. Figure 2 also illustrates a possible schedule of the task on p 1 and p 2 , together with the corresponding MSR for S D 2 over time. Note that initially the MSR is zero, and it is increased when node v 3 starts executing by allocating (i) all the buffers corresponding to incoming and outgoing edges (for a total of nine memory blocks), and (ii) the local memory of the node (assumed to have size of one block). Once v 3 terminates, only the buffers related to intra-core communications (specifically, those related to v 4 and v 5 ) are kept in S D 2 , for a total of six memory blocks. However, as v 4 directly starts executing, the MSR is increased to eleven to account for (i) the copy-in data originating from v 2 (one memory block), (ii) the buffer size of outgoing communications (three memory blocks) and (iii) the local memory requirement of the node (one memory block). Summing all those contributions with the pending communications originating from v 3 , the MSR reaches 11, its maximum value during the execution of the task.
Clearly, when considering more complex DAG structures and more than one task, the problem of computing the maximum demand generated by a task set becomes non-trivial. The objective of this section is to compute suitable upper bounds for the MSR on each core, hence verifying whether the memories are large enough to contain the maximum memory backlog produced by a task set.
B. MSR bounds
This section aims at deriving closed-form bounds on the MSR generated on each core p k (with k = 1, . . . , M), hence providing a memory feasibility test. This section only considers the memory feasibility problem with respect to data scratchpads, which are typically the scarce resources (an analysis for the global memory can be performed with techniques similar to those presented in this section). In the following, a top-down approach is adopted, where the maximum MSR is increasingly decomposed into multiple terms.
Given a core p k , at any point in time, either a single node v i j of τ i is executing, or none of τ i 's nodes is. From this basic property, two different MSRs are derived for τ i on p k , depending on the case that holds: Since the additional local memory space required by a node when it executes (e.g., to save local variables on a stack) is freed when the node completes, it clearly holds that M
At any time instant t, the total MSR on core p k is given by the sum of the MSR of the one task executing on p k at time t (if any), and the MSR of all the other tasks in Γ k that are not executing on p k at time t. Building upon this principle, Lemma 1 establishes a (sufficient) memory feasibility test for core p k .
Lemma 1:
The nodes running on core p k are memoryfeasible if
Proof: At any time instant t, core p k can be either (i) executing a task τ i , or (ii) idle.
Case (i).
The MSR in the data scratchpad at time t is given by the demand of the executing task τ i plus the memory contribution of all the non-executing tasks (i.e., the tasks in
. Since any task τ i in Γ k can be executing at time t, the maximum value of the previous equation over all tasks in Γ k yields a safe upper-bound on the MSR when a task executes on p k .
Case (ii).
If no task execute on p k at a time instant t, we note that the total MSR in the data scratchpad at time t is upper-bounded by
, ∀τ i ∈ Γ k , then this bound is always smaller than the one considered in case (i).
The lemma follows by noting that the sz
expresses the amount of memory in the data scratchpad S D k of p k that is actually available to the nodes during the system execution, which is given by the total size sz D k of the scratchpad minus the size of all inter-job persistent buffers permanently allocated in local memory. 
To proceed, it is convenient to make a simple observation. 
Proof: Following Observation 1, the amount of memory accessed by v , while more complex techniques to derive tighter bounds are detailed in Section V.
Lemma 3: It holds that
where
Proof: Since tasks are subject to an inter-job precedence constraint, at most one instance of τ i can be pending when v by considering all nodes of τ i allocated to p k . Formally,
Finally, the following lemma establishes the value of M 
The lemma follows.
V. ACCURATE CHARACTERIZATION OF THE MSR
While the previous section provided closed-form bounds for the MSR generated by a task set, this section focuses on algorithmic approaches for computing tighter bounds, specifically by deriving an exact value for M i,INTRA j,k . First, Section V-A shows that max-plus algebra related techniques can be used to solve the problem in polynomial time for the case where the tasks are modeled by nested forkjoin graphs [30] , i.e., a more restricted version of DAGs that found practical application in several parallel programming frameworks. Then, Section V-B shows that the problem of computing M i,INTRA j,k for a general DAG can be mapped to a maximum weight independent set problem [31] and presents two solutions to solve it: the first one is based on an integer linear programming formulation, while the second is a polynomial time algorithm using the notion of comparability graphs.
A. Computing M i,INTRA j,k for nested fork-join tasks
To make this paper self-contained, the definition of a nested fork-join (NFJ) graph is recalled. We first define a "fork-join chunk" as a basic block of nested fork-join graph.
Definition 1:
A fork-join chunk is a DAG (V, E) where (i) there exists a single source node v s ∈ V and a single termination (sink) node v t ∈ V ; (ii) if V = {v s , v t } then v s is directly connected to v t (potentially with multiple directed edges); (ii) otherwise, for each node v ∈ V \ {v s , v t } there exists a single two-edges path from v s to v t that traverses v, i.e., v s is connected to v and v is connected to v t .
A nested fork-join graph can then be recursively defined by using the notion of fork-join chunk as the base case.
Definition 2:
A nested fork-join graph is a fork-join chunk; or it is a DAG resulting from a nested fork-join graph in which at least one node v is replaced by a nested fork-join graph with source and termination nodes v s and v t , such that all incoming edges of v are connected to v s and all outgoing edges of v are outgoing from v t .
A simple example of a nested fork-join graph composed of a single fork-join chunk is illustrated in Figure 3 Using Definition 2, a nested fork-join parallel task is defined as any other parallel task (see Section II-2) but enforcing that the DAG (V i , E i ) complies with the definition of a nested fork-join graph.
For the purpose of MSR analysis, in this section we prove that NFJ graphs can be transformed into equivalent (i.e., with identical MSR), but simpler graphs by recursively applying two simple rules. Such rules are essentially a max-plus algebra applied to graphs and are formally stated in Lemmas 5 and 6.
Consider the particular case of a linear DAG defined as:
Definition 3: A DAG G = (V, E) is said to be linear if there exists an ordered sequence s of the nodes in V such that the edges in E sequentially connect the nodes according to s and |E| = |V | − 1. Figure 3 (b). Note that a linear DAG does also respect the definition of a fork-join graph.
An example of a linear graph is shown on the top of
By using the rule stated in the following lemma, a linear DAG can be transformed into a simpler graph containing only one directed edge and that has the same worst-case MSR than the original DAG.
Lemma 5: Consider a task τ i modelled by a linear DAG G = (V i , E i ) and let v s ∈ V i and v t ∈ V i be the source and termination nodes of G, respectively. The maximum MSR generated by τ i when none of its nodes are executing is equivalent to the worst-case MSR generated by a task τ i described by a two-node DAG connected by a single edge with weight max
Proof: When none of the nodes in the graph G is executing, the MSR is only generated by the pending communications between nodes, which are represented by the edges of G. Since the graph is linear, due to precedence constraints all the communications are mutually exclusive in time, i.e., only one of them can be pending at a given point in time. Hence, the maximum MSR generated by the task is given by the maximum weight on the edges of G, that is, max The transformation described in Lemma 5 is illustrated in Figure 3(b) , where it is applied to the set of nodes and edges belonging to the upper-most branch of the NFJ graph presented in Figure 3 Proof: According to the semantic of the edges stated in Section II-2, a set of at least two edges that connect v 1 to v 2 implies a precedence constraint between v 1 and v 2 , and the weight of those edges specifies the amount of data produced by v 1 for v 2 . The lemma follows by noting that the same semantic is preserved by collapsing such edges in a single edge weighted with the sum of their weights. By repeatedly applying Lemmas 5 and 6, any NFJ graph G modelling a task τ i can be reduced to a two-nodes graph with a single edge weighted with the maximum intra-task MSR of τ i . This claim is exemplified in Figure 3 and can be formally proved with an inductive argument by introducing the notion of nesting level of a NFJ graph.
Definition 4: A NFJ graph with nesting level k is a graph that can be obtained by replacing each node of a fork-join chunk with a NFJ sub-graph with nesting level at most k − 1, where nesting level k = 0 corresponds to a linear graph.
Lemma 7:
The repetitive application of Lemma 5 and 6 on a NFJ graph results in a two-node graph connected by a single edge.
Proof:
The lemma is proved by structural induction. Base case: Consider a NFJ graph G with nesting level k = 0, i.e., a linear graph. By applying Lemma 5, to G, G is reduced to a two-nodes graph connected by a single edge. Inductive case: Assume that a NFJ sub-graph with nesting degree ≤ k can be reduced to a two-nodes graph connected by a single edge. Now, consider a NFJ graph with nesting degree k + 1, which by definition is composed of a number of sub-graphs with nesting level ≤ k (see Fig. 4(a) ).
By induction hypothesis, each sub-graph of level ≤ k in G can be reduced to a two-node graph connected by a single edge. Therefore, G can be reduced to a fork-join chunk where each node is replaced by one of such two-node sub-graphs (see Fig. 4(b) ). Consider first the sub-graphs that replace one of the inner nodes of a fork-join chunk: by applying Lemma 5 to each parallel path, they can be replaced by a single edge (see Fig. 4(c) ). All edges resulting from this step can be merged into a single edge using Lemma 6 (see Fig. 4(d) ). Then, the resulting graph is linear and can be transformed into a twonode graph by applying Lemma 5 again. Update (Vi, Ei) according to Lemma 5 7: Update (Vi, Ei) according to Lemma 6 8: while (|Vi| > 2 ∨ |Ei| > 1) repeatedly applied until the graph is reduced to a two-node graph with a single edge (Lines 6 and 7). Specifically, the pseudo-statement at line 6 applies the transformation specified by Lemma 5 to all the linear sub-graphs in (V i , E i ), while the one at line 7 applies the transformation specified by Lemma 6 to all pairs of nodes in (V i , E i ) that are connected by more than one edge.
Note that whenever the two lemmas are applied, the number of edges in E i is reduced by at least one. The number of iterations in the while loop is therefore bounded by the number of edges in the graph. Further, each iteration may require to go once through the whole graph (i.e., once through all edges). Therefore, the complexity of the algorithm is implicitly bounded by the number of edges, i.e., it is upper-bounded by O(|E i | 2 ). Finally, it is worth mentioning that a recursive implementation of the algorithm with linear complexity O(|E i |) is also possible.
B. Computing
M i,INTRA j,k
for DAG tasks
The very efficient solution presented in the previous section cannot be applied to the general case in which a task is described by an arbitrary DAG. Nevertheless, in the following, we demonstrate that the computation of M i,INTRA j,k can be seen as a variant of the max-flow problem over DAGs. We propose two solutions to solve this problem: an Integer Linear Programming (ILP) formulation and a polynomial time algorithm that solves the maximum-weight independent set problem for an equivalent comparability graph [31] .
An ILP based solution
We first define the notion of a flow-cut for a DAG. We then use that notion to compute M i,INTRA j,k .
Definition 5:
A flow-cut of a DAG G = (V, E) is a separation of the nodes in V into two disjoint sets V 1 and
The following theorem establishes that the pending communications of a task when one of its nodes executes can be represented with a flow-cut. 
Eq. (4) enforces the definition of a flow-cut, while Eq. (5) excludes all the communications that are unrelated to a given memory S D k and prunes the edges that cannot contribute to the MSR, as it was proven in Lemma 3.
This solution based on ILP can be extended to support additional modeling features or restrictions just by adding new Figure 5 . A DAG G = (V, E) and the comparability graph C obtained from its edges C. The max flow-cut in G (in red) corresponds to the max-weight independent set {e 1,3 , e 2,4 } in C.
constraints to the ILP formulation. However, it may suffer scalability issues. A more efficient solution for large systems is proposed in the next subsection.
A solution based on comparability graphs
Considering the definition of a flow-cut (Definition 5), two different edges e x and e y can be cut by the same flow-cut if and only if they do not belong to the same path in the graph. That is, there is no precedence constraints (direct or transitive) between e x and e y . Precedence constraints between edges of a DAG can be represented by a comparability graph. We first recall the definition of a comparability graph.
Definition 7:
Let S be a strictly partially ordered set. A comparability graph C of S is an undirected graph whose nodes are the elements in S such that any two node x and y in C are connected iff x < y or y < x in S.
The set of edges E of a DAG G = (V, E) can be seen as a strictly partially ordered set such that for every pair (e x , e y ) of edges in E, e x < e y iff e x must be "executed" before e y . Therefore, E can be represented as a comparability graph C. Figure 5 shows an example of a DAG G and the comparability graph C built from the precedence constraints between the edges of G.
From the discussion above, it results that the comparability graph C has the following useful property:
Property 1: Let C be the comparability graph obtained from a set of edges E of a DAG G = (V, E). Any two nodes e x and e y in C are not connected by an edge in C iff there is no precedence constraint between e x and e y in G.
From that property and recalling Definition 5, it holds that the set of edges cut by a flow-cut in a DAG G = (V, E) is an independent set 3 of nodes in the comparability graph C obtained from E. Figure 5 shows that the flow-cut composed of edges {e 2,4 , e 1,3 } in G is equivalent to an independent set (i.e., no edge connects its elements) composed of the two red nodes in the comparability graph C. Now, assume that each node in the comparability graph C obtained from G = (V, E) is weighted with the weight m i j,z of the corresponding edge in E, then we have the following theorem.
Theorem 2:
The maximum flow-cut of G = (V, E) cuts the edges in E that corresponds to the maximum-weight by means of the comparability graph. Sets X, Y , and Z are defined as in Lemma 3.
for all e Proof: Thanks to Property 1, any independent set in C is a valid flow-cut in G and vice-versa.
Further, if the independent set is the maximum-weight independent set in C, then the sum of the weights of the nodes in the independent set is maximal, that is, there is no other independent set such that the sum of the weights is larger. Since the weights of the nodes in C are the weight of the edges in G, this means that there is no other flow-cut of G such that the sum of the weights on the cut edges is larger. Therefore, the set of edges in the maximum-weight independent set of the comparability graph C form a maximum flow-cut of G.
Note that generating a comparability graph can be performed in polynomial time. Moreover, besides being an NPhard problem for general graphs, the maximum-weight independent set for a comparability graph can also be computed in polynomial time [33] . Therefore, the computation of the maximum intra-task MSR M While this solution provides considerable benefits in terms of computational complexity, it provides less flexibility for modelling other constraints related to future model extensions in comparison to the ILP-based approach. It is however more scalable against the number of nodes and edges in the graph.
The solution devised in Section V-A for NFJ tasks suffers from the same limitations and advantages than the comparability graph approach presented here, but it allows for a very efficient implementation with a complexity linear in the number of edges. The solution of Section V-A is therefore more appropriate when a task is known to be NFJ.
VI. EXPERIMENTAL RESULTS
This section reports the results of two different experimental studies that have been conducted to evaluate the approaches presented in this paper. Both are aimed at empirically assessing how the memory demand varies with respect to: (i) the adopted strategy for computing the terms M i,INTRA j,k (the closed-form bound presented in Section IV or the algorithmic approaches presented in Section V), and (ii) how nodes are partitioned. The two studies differ by the type of workload used for the evaluation: in the first one we generated synthetic task sets, whereas in the second one we used a realistic case study based on applications in the field of digital signal processing.
1) Synthetic Workload:
The technique we adopted to synthetically generate task sets composed of DAG tasks is based on the generator made available online by Melani et al. [34] : details on this generator and its configuration are reported in Appendix A. Note that this generator also produces a WCET C i,j for each node of the generated graphs and a period for each task. For each node the amount of local memory LM i j is generated proportionally to the WCET, with
The amount of memory exchanged with each edge m i j,s is generated proportionally to the WCET of v i,j and its number of outgoing edges n succ , using uniform distribution in the interval [ Tasks have been partitioned with the first-fit and worstfit heuristics w.r.t. to the utilization (see Appendix A), and we assumed that each consecutive pair of nodes allocated to the same core communicates through the local scratchpad. Task sets for which a partitioning could not be found according to at least one partitioning heuristic have been discarded since in this paper we are interested about memory feasability, not schedulability. In each chart, we analyzed four different configurations: (i) first-fit partitioning with closedform bound (denoted as FF); (ii) first-fit partitioning with algorithmic characterization of the intra-memory interference , the overall memory requirement increases. When the first-fit heuristic is adopted, the MSR is much higher in comparison to worst-fit. The reason behind this result is that worst-fit tends to spread nodes of the same DAG among processors, whereas first-fit tends to pack entire DAGs on a single processor. Spreading nodes of a DAG among processors increases the size of set Z (as defined in Lemma 3), thus also increasing the number of edges that can be neglected in the computation of the intra-memory inference, when both the closed-form bound and the algorithmic approaches are considered. For the same reason, the pessimism introduced by the closed-form bound decreases when worst-fit is adopted. The reduction in local MSR will however be at the cost of increased communication delays as nodes must more often access the global memory.
Figures 6(c) and (d) show the memory feasibility ratio when the size of the scratchpads is varied, considering 4 and 8 processors, and 5 and 10 DAG tasks, respectively. The memory feasibility ratio represents the ratio between the number of generated configurations that fit in each scratchpad when a specific node partitioning scheme is used, divided by the number of cores and the number of task sets. Scratchpads sizes are derived as C MAX ×N MAX ×n×K S , where C MAX and N MAX are the maximum WCET per node and the maximum number of nodes of the generated DAGs, respectively (see Appendix A), n is the number of tasks used in each experiment, and K S a scale factor. Also in this case, a worst-fit partitioning scheme performs better than first-fit: for instance, Figure 6 (d) shows that when K S = 0.2, WF_ALG is able to satisfy the memory requirement for 88% of the generated task sets, whereas FF_ALG guarantees only 22%. Again, this is because firstfit favors local communication while worst-fit increases the number of communications through global memory. Therefore, memory feasibility and schedulability have contending 
CPU4
ClosedForm Algorithmic Figure 8 . MSR for the STR2RTS benchmark suite when nodes are partitioned according to the rank-based partitioning scheme (described in Algorithm 3) on a multiprocessor platform composed of M = 4 processors. When a benchmark has not been assigned to a processor, the corresponding bar in the histogram is not reported.
objectives that will need to be balanced using appropriate partitioning algorithms.
2) The STR2RTS Case Study: The second experimental study is aimed at evaluating the MSR for realistic applications. To this purpose, we used the STR2RTS Benchmark Suite [35] . STR2RTS is derived from the StreamIT Benchmark [36] code, which consists of digital signal processing applications. In STR2RTS, each application is represented as a DAG. For each benchmark, it contains an XML description of the DAG representing the application, which includes: (i) a list of nodes, (ii) their precedence constraints, (iii) their WCETs, (iv) the amount of local memory needed by each node, and (v) the amount of memory assigned to each edge. Table II lists the seven representative benchmarks we selected for our experimental evaluation. We considered each benchmark separately (i.e., each one as a task set with a single DAG task). Since STR2RTS does not contains data concerning minimum inter-arrival times and relative deadlines, we tried two different partitioning heuristics. The first heuristic partitions nodes according to worst-fit with respect to the WCETs, thus tending to scatter nodes between cores and reducing data locality. In the second heuristic, we attempted to maximize parallelism while keeping decent local communications at the same time. A detailed description of this second heuristic is reported in Appendix B. Figures 7 and 8 (in Appendix) show the MSR of each processor when the two different partitioning schemes are adopted, considering a platform composed of M = 4 processors. To better evaluate the differences among the different benchmarks, we adopted a logarithmic scale on the y axis. Interestingly, both figures show that the closed form bounds are very close to the algorithmic bounds for such realistic workloads. Visible differences can only be appreciated for benchmark B2 on CPU4 in Figure 7 ; in Figure 8 appreciable differences can be seen for B2 on CPU2 and CPU4 and a small difference for B3 on CPU2 and CPU3. We conclude that the algorithmic approaches increase accuracy and hence should be used whenever possible. Nevertheless, whenever a very fast analysis is required, for instance when it is used as part of an iterative process for optimizing system parameters, the closed form bounds showed to be a viable alternative, providing very good estimations of the worst-case local memory consumption.
VII. CONCLUSION AND FUTURE WORK
This paper presented a memory feasibility analysis for parallel tasks running upon a scratchpad-based multicore platform. Both closed-form bounds and algorithmic solutions have been presented. A fine-grained characterization of the memory space requirement has been achieved by deriving an efficient technique based on max-plus algebra that applies to NFJ tasks, and reducing to max flow-cut problems for the case of DAG tasks, which are shown to be solvable in polynomial time by transformation to a maximum-weight independent set problem. The approaches have been evaluated with synthetic workload and a state-of-the-art benchmark. Closed-form bounds have been found tight on the benchmark. Future work will target the design of partitioning algorithms that integrate both memory feasibility and schedulability analysis to assign sub-tasks to processors.
APPENDIX A SYNTHETIC WORKLOAD GENERATION
This work adopted the DAG task generator presented in [34] 5 . Recently, the same generator has also been adopted for the experimental evaluation of other approaches concerning the schedulability analysis of DAG tasks [13] , [37] . Each DAG is generated starting from a forkjoin chunk composed of two nodes connected in series. Then, nodes are recursively expanded by replacing them with fork-join graphs. NFJ tasks are converted into DAGs by randomly adding edges with a probability p add among arbitrary selected nodes, without introducing cycles. During the recursive expansion of the fork-join chunk, each node has a probability p fork to fork and a probability pterm to be a termination node. The number of nested forks is limited by a maximum depth. The number of branches generated by a fork node is randomly picked in the interval [2, npar] with uniform distribution.
To allow a partitioning strategy based on scheduling parameters, we also generated a worst-case execution time, a relative deadline Di and a minimum inter-arrival time Ti, thus considering sets of sporadically-released real-time DAGs. Ci,j is uniformly generated in the interval [1, CMAX] with CMAX = 100. This way, the overall computation time required by a DAG is Ci = . Given a number of tasks and a target overall system utilization U =
, individual tasks utilizations are generated with the UUnifast algorithm [38] , consequently deriving Ti = Ci/Ui. For each task, we considered relative deadlines equal to minimum inter-arrival times, i.e., Di = Ti. Concerning the generation of each graph Vi, we set p fork = 0.8, pterm = 0.2, p add = 0.2, npar = 6, and the maximum number of nesting equal to 2. With this configuration, each generated graph has at most NMAX = 50 nodes. m is the number of processors 3:
APPENDIX B RANK-BASED HEURISTIC
for all τ i ∈ Γ do 4:
for all v i j ∈ τ i , in topological order do 5:
compute rank(v i j ) according to Definition 8 6: end for 7:
end for 8:
for all v i j ∈ τ i , sorted w.r.t. to rank(v i j ) do 9:
if v i j is the first node of τ i to be partitioned then 10:
c ← 0 11:
else if two consecutive nodes with the same rank then 12:
c ← (c + 1) 
